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Abstract. The design and characterization of a CMOS
circuit for Morlet wavelet generation is introduced. With the
proposed Morlet wavelet circuit, it is possible to reach a low
power consumption, improve standard deviation (σ) control
and also have a small form factor. A prototype in a double
poly, three metal layers, 0.5µm CMOS process from MOSIS
foundry was carried out in order to verify the functionality
of the proposal. However, the design methodology can be
extended to different CMOS processes. According to the per-
formance exhibited by the circuit, may be useful in many dif-
ferent signal processing tasks such as nonlinear time-variant
systems.
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1. Introduction
Analog signal processing owes its importance to its
strong presence in electronic systems, communications sys-
tems, measuring instruments and control equipment among
others in which analog signal processing plays an important
role. Some examples of analog signal processing include fil-
tering, equalization, impedance matching andmagnitude and
phase modulation, to name a few. However, Fourier analy-
sis does not provide information about the moment in which
the frequency components occur. For that purpose, we use
the wavelet transform, which supplies information about the
instant when the frequency events appear.
Wavelets are a powerful tool which can be used for
a wide range of applications, such as: signal processing [1],
data compression [2], smoothing and image denoising [3],
fingerprint verification [4], among others [5–12]. There are
different types of wavelets, each one with different charac-
teristics and specific applications. One of the simplest is
the Haar wavelet, which is widely used for signal analysis
using continuous or discrete transforms, and has only one
vanishing moment [13]. Another widely used wavelet in the
signal analysis is the Mexican hat, whose name comes from
the symmetrical shape of its graph. This wavelet is the sec-
ond derivative of the Gaussian probability density function
and has a linear phase response [14]. Daubechies is another
wavelet that is characterized by an order N depending on the
desired number of vanishing moments, where N is a positive
integer. The essential property of wavelets is the so-called
compact support, which indicates if the wavelet is of finite
duration.
There are several software tools for the analysis and im-
plementation of wavelets (Fortran, IDL, Matlab and Python),
however, they have a high consumption of resources in hard-
ware. Instead, dedicated hardware can be used, which has
the benefits of a lower consumption of resources and higher
processing speed. This paper presents the design of a Morlet
wavelet generator circuit which takes advantage of the MOS
transistor operating in weak inversion where it has the nec-
essary exponential behavior to generate the Gaussian shape.
The resulting circuit is compact and exhibits ultra low power
consumption. The paper is organized as follows: Section 2
presents a brief mathematical Morlet wavelet review; Sec. 3
introduces the proposed architecture for Morlet wave gener-
ation; Sec. 4 shows the realization of Morlet wavelet; Sec. 5
shows the reported experimental results; finally, conclusions
are drawn in Sec. 6.
2. Morlet Wavelet
The wavelet transform is generated using dilatations
and translations of the function ψ(t). These translation and










where τ conducts the translation and a provides the dilation.
The mother wavelet ψ∗τ,a (t), can be a modulated function
















The Morlet wavelet is constructed by modulating a si-
nusoidal signal by a Gaussian shape. Hence, it is not a finite-
time function. However, the energy in thiswavelet is confined
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Fig. 1. Block diagram for the realization of a Morlet wavelet.
to a finite interval. Only the real part of the function ψ∗τ,a (t)
is considered for non-stationary signal analysis. The real part
of the Morlet wavelet is given by:
ψR (t) = e
−t2
2 cos(ωot). (3)
From (3), three different blocks are required to build the
Morlet wavelet: a Gaussian bell shape generator, a sinusoidal
source, and a multiplier. In order to perform the multipli-
cation and the sinusoidal signal generation, several topolo-
gies have proved to be functional and have enhanced perfor-
mance [15–18]. The block diagram realization for (3) is given
in Fig. 1. Although the Gaussian generator is a very common
function, there are scarce reports on this topic. Some relevant
articles are considered: In [19] a Gaussian generator is pro-
posed using switched current circuits with the disadvantage
of using various control signals. In [20], theMOS-translinear
principle is exploited. However, it results in a circuit too com-
plex for implementation. Finally, [21] and [22] use a simple
circuit which exploits the transistor weak inversion region,
obtaining an acceptable performance.
3. MOS Transistor in Weak Inversion
The minimum voltage to operate an MOS transistor is
determined by two parameters; the threshold voltage (VTH)
and the voltage applied between the gate and the source ter-
minals (VGS) of the transistors. To achieve low-voltage cir-
cuits, designers need to minimize these two parameters. The
threshold voltage can be reduced by modifying the process
(low threshold technologies are available at the expense of
higher production cost), however, VTH is not a controllable
parameter for integrated circuit designers [23]. The other pa-
rameter that can be modified is the VGS voltage, reducing VGS
below VTH the transistor operates in weak inversion region.
The transistor weak inversion conditions are [24], [25]:
VGS < VTH, ID ≥ 2nµCoxV 2t
W
L
, VDS > 4Vt. (4)
In this region the transistor operates at low voltage and

























































Fig. 3. Proposed Circuit to generate the Gaussian function.
where VDS is the drain-source voltage, VBS is the source-bulk
voltage, Vt is the thermal voltage kT/q and Vo is the Early
voltage. n is the slope factor, where normally n < 2 but
becomes n ≈ 1 for high values of VGS. IDO is the current















In CMOS AMI 0.5 µm, typical values are: VTHN =
0.7V; VTHP = 0.9V; µnCox = 58.4 µA/V2, n ≈ 1. With
these technology values and the proposed transistor size
W/L = 120 the expected current is:
ID ≤ 9.4 µA. (8)
4. Morlet Wavelet Realization
The operating principle of Gaussian circuit is described
in [21], and the block design to realize the Gaussian function
is shown in Fig. 2, where the input to the first block should
be a triangular wave follow by a squaring block and an expo-
nential circuit. The proposed circuit to generate a Gaussian
function is show in Fig. 3.
In this circuit, the input signal is a triangular waveform,
which is applied to a P-type transistor (M5) operating in the
saturation region. As a result, the drain current of M5 is pro-
portional to the square of the input voltage. Neglecting the
channel modulation effect, the conditions in this operating
region are [25]:










(VSG − VTHP)2, (9)
VSD > (VSG − VTHP). (10)
The output current in M5 is converted to voltage through
transistor M2 operating in the linear region, thereby the VD2








(VGS2 − VTHN)VDS. (11)












Note that voltage Vb = VGS1,2 is used to bias the transis-
tors M1 and M2. Ibias is set small enough to make transistors
M3 and M4 work in weak inversion. Under this condition,










where VG3=VG4, VS3 = ID3 · RDS1. If we combine ID3 and
ID4 and assuming that ID5 is greater than ID4, which we can
safely assume because M5 operates in saturation and M4 in





( 12 µpCox( WL )5 (VSG5−VTHP )2 )
nVt (µnCox( WL )2 (Vb−VTHN )) . (14)
The exponential current is inversely proportional to ID5
and RDS2 and the variance is controlled by Vb. The design
considerations for those transistors are low bias current (Ibias)
and large dimensions. As shown in Sec. 2, the current has
an exponential behavior in this region. The drain current of
M4 should be a Gaussian waveform, which is converted to
voltage using resistor RG in order to have it available in the
next stage.
In accordance to Fig. 1, the Gaussian function needs
to be multiplied by a cosine function to generate a Morlet
wavelet. For this reason, the next block is a four-quadrant
multiplier based on Gilbert cell [26]. The Gilbert cell is com-
posed of six MOS transistors, which form three differential
pairs operating in saturation, generating a differential output














Fig. 4. Multiplier used in the generation of the Morlet wavelet.
50 µA Ibias











Fig. 5. Single-to-differential converter.
The four-quadrant multiplier output current is given
by [26]:















is generated by the bottom differen-








where y is the bottom differential pair input and K3 is its
transconductance, therefore, the output current of the Gilbert
multiplier is given by [26]:
Io = Io1 − Io2 = 2
√
2KK3xy (17)
where K = µCox W/L and x, y are the voltage inputs. Notice
that the multiplier cell requires differential inputs. Figure 5
shows the circuit that modifies the Gaussian and sine waves
into a differential signal in order to interconnect the gaussian
circuit with the multiplier.
5. Experimental Results
A prototype of the CMOS circuit for a Morlet Wavelet
generator was implemented in a double poly, three metal
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This work [27] [28] [29] [30]
Technology 0.5 µm 1.2 µm 2 µm - 0.35 µm
Transistors
Squaring 1 CMOS 2 6 7
Exponential 5 Log-domain integrators 10 one comparator -
Multiplier 6 38 0 0 -
Area 99 µm × 27 µm - - - -
Power Consumption 430 µW 1.4 nA 3V - -
Sigma control Vb - Ix Vdis It
Tab. 1. Performance and comparison among other approaches.
Fig. 6. Prototype die photo.
Fig. 7. Gaussian output waveform of the prototype.
layers, 0.5 µm ON Semiconductors CMOS technology from
MOSIS foundry. The die photo is shown in Fig. 6. Since the
Gaussian circuit uses transistors operating in weak-inversion,
this block is suitable for low voltage and low power appli-
cations. In addition, the layout of the gaussian circuit is
compact as it only uses five transistors requiring an area of
99 µm × 27 µm. This layout includes a current mirror with
a ratio of 1 : (1/10) in order to facilitate the measurement of
the circuit, and two single-to-differential converters blocks.
Figure 7 shows the output voltage of the Gaussian circuit. In
this figure, Vb is swept from 0.5V to 1.5V, where the applied
Fig. 8. Morlet output waveform of the prototype.
triangular waveform has an amplitude of 500mV at 10 kHz.
Note that this characterization has been made by a voltage-
voltage relation in order to obtain the Gaussian function and
has no relation to the AC response of the circuit itself.
Finally, the four-quadrant multiplier allows us to mul-
tiply the Gaussian function and the sine wave, providing the
Morlet wave shown in Fig. 8. In this particular case, the
triangular function goes from 1.6 kHz to 10 kHz and the si-
nusoidal function runs at 60 kHz.
6. Conclusion
This paper presents the design of a Morlet wave gen-
erator based on a simple Gaussian circuit which is suitable
for low-voltage, low-power applications. The design takes
advantage of the various operating regions of the MOS tran-
sistor. A prototype of the proposal was implemented in
a double poly, three metal layers, 0.5 µm in CMOS technol-
ogy fromMOSIS foundry. The prototype is compact with an
active area of 205.95 µm × 192.45 µm. The results obtained
in the characterization show that using the weak-inversion
region of the MOS transistor is an appropriate option for
attaining Gaussian functions with 10 µA. The total power
consumption of the Morlet wavelets was 287 µAwith ±1.5V
of the total power supply and can generate a Gaussian func-
tion at a maximum frequency of 673 kHz. The variation of
σ is obtained with Vb, which varies from −0.5V to 1.5V.
Table 1 shows a comparison of circuits that generate Gaus-
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sian functions and Morlet wavelet. It can be seen that our
proposal has fewer transistors with respect to other topolo-
gies, whereby a good form factor, smaller number of nodes
whereby awider bandwidth is achieved is obtainedwith lower
power consumption. It can be concluded that the proposed
Morlet wavelet generator has an acceptable performance in
terms of power consumption, the frequency of operation and
control of the standard deviation sigma.
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